

<b>Notice of References Cited</b>	Application/Control No. 10/670,716		Applicant(s)/Patent Under Reexamination LUICK, DAVID A.	
	Examiner Gabriel L. Chu		Art Unit 2114	Page 1 of 2

#### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-4,722,084	01-1988	Morton, Steven G.	714/3
*	B	US-4,890,285	12-1989	Dichiara, Peter M.	714/55
*	C	US-4,970,724	11-1990	Yung, Michael W.	714/3
*	D	US-5,276,893	01-1994	Savaria, Yvon	714/10
*	E	US-6,021,511	02-2000	Nakano, Hiraku	714/48
*	F	US-6,067,633	05-2000	Robbins et al.	714/1
*	G	US-6,697,979	02-2004	Vorbach et al.	714/724
*	H	US-6,730,527	05-2004	Norman, Richard	438/4
*	I	US-6,785,841	08-2004	Akrout et al.	714/11
*	J	US-7,017,074	03-2006	Okin, Kenneth	714/11
	K	US-			
	L	US-			
	M	US-			

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

#### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	IEEE 100 The Authoritative Dictionary of IEEE Standards Terms, "circular shift", December 2000, Standards Information Network IEEE Press, Seventh Edition, p. 171.
	V	"Adder (electronics)", no date given, Wikipedia.org
	W	"Arithmetic logic unit", no date given, Wikipedia.org.
	X	David Ginsberg, "Simple ALU Layout with the Cadence Suite", no date given < <a href="http://www.ee.ucr.edu/~rlake/EE134/D.Ginsberg_report.pdf">http://www.ee.ucr.edu/~rlake/EE134/D.Ginsberg_report.pdf</a> >.

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

<b>Notice of References Cited</b>	Application/Control No. 10/670,716	Applicant(s)/Patent Under Reexamination LUICK, DAVID A.	
	Examiner Gabriel L. Chu	Art Unit 2114	Page 2 of 2

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Singh, "Interstitial Redundancy: An Area Efficient Fault Tolerance Scheme for Large Area VLSI Processor Arrays", 1998, IEEE.
	V	
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.